SCAS538D - OCTOBER 1995 - REVISED OCTOBER 2002

- 4.5-V to 5.5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 9.5 ns at 5 V
- Inputs Are TTL-Voltage Compatible


description/ordering information

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

SN54ACT573 . . . J OR W PACKAGE SN74ACT573 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54ACT573 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [†]		PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N Tube		SN74ACT573N	SN74ACT573N		
	SOIC - DW	Tube	SN74ACT573DW	ACT573		
-40°C to 85°C	30IC - DW	Tape and reel	SN74ACT573DWR	AC1575		
-40 C to 65 C	SOP – NS		SN74ACT573NSR	ACT573		
	SSOP – DB	Tape and reel	SN74ACT573DBR	AD573		
	TSSOP - PW		SN74ACT573PWR	AD573		
CDIP – J Tube		Tube	SNJ54ACT573J	SNJ54ACT573J		
–55°C to 125°C	CFP – W	Tube	SNJ54ACT573W	SNJ54ACT573W		
	LCCC – FK	Tube	SNJ54ACT573FK	SNJ54ACT573FK		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCAS538D - OCTOBER 1995 - REVISED OCTOBER 2002

FUNCTION TABLE (each latch)

	INPUTS		ОИТРИТ
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	Χ	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Note 1)		-0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	- 	±50 mA
Continuous current through, V _{CC} or GND		±200 mA
Package thermal impedance, θ _{JA} (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS538D - OCTOBER 1995 - REVISED OCTOBER 2002

recommended operating conditions (see Note 3)

		SN54ACT573		ACT573 SN74ACT573		
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
٧ _I	Input voltage	0	VCC	0	VCC	V
٧o	Output voltage	0	Vcc	0	Vcc	V
ІОН	High-level output current		-24		-24	mA
lOL	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate		8		8	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T,	Δ = 25°C	;	SN54A	CT573	SN74A	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	Jour 50 11A	4.5 V	4.4	4.49		4.4		4.4		
	I _{OH} = -50 μA	5.5 V	5.4	5.49		5.4		5.4		
	I _{OH} = – 24 mA	4.5 V	3.86			3.7		3.76		.,
Voн	10H = - 24 IIIA	5.5 V	4.86			4.7		4.76		V
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	I _{OH} = -75 mA [†]	5.5 V						3.85		
	Ι _{ΟL} = 50 μΑ	4.5 V			0.1		0.1		0.1	V
		5.5 V			0.1		0.1		0.1	
	I _{OL} = 24 mA	4.5 V			0.36		0.44		0.44	
VOL		5.5 V			0.36		0.44		0.44	
	I _{OL} = 50 mA [†]	5.5 V					1.65			
	I _{OL} = 75 mA [†]	5.5 V							1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ
lį	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
∆lcc‡	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.5		1.5	mA
C _i	$V_I = V_{CC}$ or GND	5 V		5						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C		T _A = 25°C SN54ACT573		SN74ACT573		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT		
t _W	Pulse duration, LE high	3.5		5		4		ns		
t _{su}	Setup time, data before LE↓	3		4.5		3.5		ns		
t _h	Hold time, data after LE↓	0		1		0		ns		



[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

SN54ACT573, **SN74ACT573 OCTAL D-TYPE TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS SCAS538D - OCTOBER 1995 - REVISED OCTOBER 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	Վ = 25°C	;	SN54A	CT573	SN74A	CT573	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	D	Q	2.5	6	10.5	1.5	13.5	2	12	ns	
^t PHL	Б	γ	2.5	6	10.5	1.5	13.5	2	12	115	
^t PLH	LE	Q	3	6	10.5	1.5	13	2.5	12	nc	
^t PHL			2.5	5.5	9.5	1.5	12	2	10.5	ns	
^t PZH	05	OE Q	2	5.5	10	1.5	11.5	1.5	11	20	
^t PZL	UE		1.5	5.5	9.5	1.5	11	1.5	10.5	ns	
^t PHZ	ŌĒ	IZ OF O	Q	2.5	6.5	11	1.5	13.5	1.5	12.5	ns
tPLZ	OE .	y	1.5	5	8.5	1.5	10.5	1	9.5	115	

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS		
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 1 MHz	25	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq 2.5 \ ns$, $t_f \leq 2.5 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated